

FIG. 1




FIG. 2

PRIOR ART




FIG. 3




FIG. 4




FIG. 5






FIG. 6





TOTAL L2 ENTRIES PER SET = 16 CHIPS X 3 L2 CACHES/CHIP X 4 WAY = 192 ENTRIES/SET
 TOTAL SN ENTRIES PER SN CACHE INDEX = 192 ENTRIES

FIG. 8




FIG. 9





FIG. 10



→
OLD OWNER/SHARER,
READ REQUESTED BY
ANOTHER REQUESTOR
(WR GENERATES INVAL)

FIG. 11




FIG. 12

THIS PAGE BLANK (USPTO)